

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
23 August 2001 (23.08.2001)

PCT

(10) International Publication Number
WO 01/61951 A1(51) International Patent Classification⁷: **H04L 25/02, 25/493**

(72) Inventors: HAIGH, Geoffrey, T.; 117 Herrick Road, Boxford, MA 01921-1921 (US). CHEN, Baoxing; 118 North Road, Chelmsford, MA 01824 (US).

(21) International Application Number: **PCT/US01/04518**

(74) Agents: DIENER, Michael, A. et al.; Hale and Dorr LLP, 60 State Street, Boston, MA 02109 (US).

(22) International Filing Date: 13 February 2001 (13.02.2001)

(81) Designated State (*national*): JP.

(25) Filing Language: English

(84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(26) Publication Language: English

Published:
— with international search report

(30) Priority Data:


09/503,574 14 February 2000 (14.02.2000) US

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(71) Applicant: ANALOG DEVICES, INC. [US/US]; One Technology Drive, Box 9106, Norwood, MA 02062-9106 (US).



(54) Title: ISOLATOR FOR TRANSMITTING LOGIC SIGNALS ACROSS AN ISOLATION BARRIER



WO 01/61951 A1

(57) Abstract: A logic isolation circuit has a transmitter circuit for receiving a logic input signal and providing a periodic signal to an isolation barrier, and a receiving circuit for receiving the periodic signal from the isolation barrier and for providing an output signal that indicates the transitions in the logical input signal.

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 01/04518

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H04L25/02 H04L25/493

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H04L H03K G08C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, IBM-TDB

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 282 102 A (BOEING CO) 14 September 1988 (1988-09-14) column 6, line 13 -column 18, line 47; figures 6-14 -----	1,2,6, 12,14, 15,18
X	FR 2 679 670 A (SERBANESCU DAN) 29 January 1993 (1993-01-29)	1,2,4,5, 7,12,14, 16,18
A	page 3, line 11 -page 4, line 25; figures 1,2 page 5, line 20 - line 27; figure 4 page 6, line 34 -page 7, line 33; figure 5 -----	3,17
A	US 5 952 849 A (HAIGH GEOFFREY T) 14 September 1999 (1999-09-14) cited in the application the whole document -----	1,14

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

29 May 2001

Date of mailing of the international search report

05/06/2001

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.
Fax: (+31-70) 340-3016

Authorized officer

Feuer, F

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 01/04518

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
EP 0282102	A 14-09-1988	US CA DE DE JP JP	4825450 A 1301933 A 3851970 D 3851970 T 1032554 A 2881307 B		25-04-1989 26-05-1992 08-12-1994 09-03-1995 02-02-1989 12-04-1999
FR 2679670	A 29-01-1993		NONE		
US 5952849	A 14-09-1999	EP WO	0962081 A 9837672 A		08-12-1999 27-08-1998

ISOLATOR FOR TRANSMITTING LOGIC SIGNALS ACROSS AN ISOLATION BARRIER

Background of the Invention

This invention relates to a logic isolator for transmitting digital logical signals
5 across an isolation barrier.

A logic isolator is a device or circuit for transmitting status or control signals
across an isolation barrier from a sending side to a receiving side. The two sides are
electronically isolated such that transient signals do not inadvertently trigger
erroneous status or control information. U.S. Patent No. 5,952,849, which is
10 commonly assigned with the present application and is expressly incorporated by
reference herein, shows circuitry for providing such isolation with a transformer as
the barrier. Other barriers that are used include capacitors or optical devices.

In a logic isolator, when a signal is received having a low to high transition
and then a high to low transition, the system can transmit across the barrier either a
15 signal that is essentially the same as the signal that is received on the input side;
alternatively, using two lines through a flip-flop, it can transmit a pulse on one line
indicating a low to high transition, and a pulse on the other line indicating a high to
low transition. The use of such pulses are shown, for example, in the incorporated
patent.

20 The incorporated patent also shows the use of refresh pulses to indicate a
current state of the logic line in addition to the changes in the state. This feature is
useful because a logic line could be in one state for an extended period of time, and
thus the refresh pulse tells the receiving side the state so the receiving side can
distinguish no change from an error in the system.

25

Summary of the Invention

A logic isolator has an input for providing a logic signal, an isolation barrier,
a transmitter circuit for transmitting to the isolation barrier a signal indicating

changes from one state to another in the logic signal, and a receiver circuit for receiving from the isolation barrier the signal indicating changes in the state and providing an output signal indicating changes in the logic signal. The output signal may also indicate the state of the logic signal. The transmitter circuit receives logical transitions and provides a periodic signal across the isolation barrier. The receiver 5 circuit then receives these periodic signals and converts them to transitions as provided at the input.

The periodic signal can be provided as a short burst that indicates that a transition in state has appeared. Alternatively, the periodic signal can be provided in a continuous manner, thus indicating both changes in the state and the state of the 10 logic signal itself. The system preferably uses two separate lines and barriers so that, in the burst embodiment, the presence of the periodic signal on one line indicates a low to high transition, and on the other line indicates a high to low transition; in the continuous embodiment, a continuous periodic signal on one line indicates a high state, and on the other line indicates a low state.

15 The isolation barrier preferably includes a transformer, which may or may not be shielded, although the isolation barrier could employ some other method, such as capacitive coupling.

The invention also includes methods for transmitting logic signals across an isolation barrier, including converting a transition in a logic signal to a periodic 20 signal, transmitting the periodic signal across an isolation barrier, receiving the periodic signal from the isolation barrier in a receiving circuit, and converting that periodic signal to a logical transition. The transmitting and converting processes may be with a short periodic signal that indicates a transition in the signal or a longer signal that continuously indicates the state of the signal.

25 In the burst mode of operation, refresh pulses can be provided as described in the incorporated patent to periodically indicate the state of the logic signal. In the continuous mode, refresh signals are not required because the periodic signal continuously indicates the state of the logic signal. The device preferably also

includes detection circuitry for indicating when there has been a disconnection across the barrier, in particular to distinguish an intentionally high or low state, and the loss of a connection.

A continuous signal can also be provided through frequency modulation and demodulation, whereby an oscillator transmits to the isolation barrier a first frequency for a first state and a second frequency for a second state. A receiver circuit includes a frequency discriminator to determine the state from the signal received from the isolation barrier.

Other features and advantages will become apparent from the following description of preferred embodiments, drawings, and claims.

10

Brief Description of the Drawings

Fig. 1 is a block diagram of a logic isolator circuit.

Fig. 2 is a set of waveforms showing the conversion of the transitions to a periodic signal in a burst mode and a continuous mode.

15 Figs. 3 and 3A are a schematic of a transmitter and a waveform diagram.

Figs. 4 and 5, and 4A and 5A, are schematics of receiver circuits and waveform diagrams.

Fig. 6 is a schematic of the output of two receivers and error detection circuitry.

20 Fig. 7 is a schematic of a receiver with a capacitively coupled isolation barrier.

Figs. 8 and 8A are a schematic and a waveform diagram of a system that uses frequency modulation and demodulation across a barrier.

25 Figs. 9 and 9A are a schematic and a waveform diagram of a phase modulated isolator.

Description of Preferred Embodiments

Referring to Figs. 1 and 2, input signal 10 is provided to a Schmitt trigger 12

to produce an input signal LOGIC IN. LOGIC IN is provided to a first transmitter circuit 14 and through an inverter 16 to a second transmitter circuit 18. Transmitter circuits 14 and 18 each provide a signal across an isolation barrier 20 to a respective receiver 22 and 24. The receivers each provide an output to one of two inputs of a flip-flop 26, the output of which is a logic output signal that indicates transitions in 5 the LOGIC IN signal.

Referring also to Fig. 2, LOGIC IN is shown with a low to high transition 30 and a high to low transition 32. In one embodiment referred to here as the burst mode, transition 30 is converted by transmitter circuit 14 to a short periodic burst as shown on signal (A), and transmitter circuit 18 converts transition 32 into a short 10 burst as shown in signal (B). After being transmitted across barrier 20, receiver circuits 22 and 24 convert these burst signals into pulses as indicated by signals (C) and (D). These pulses are provided to the set and reset terminals of the flip-flop to produce a logic signal that is essentially the same as LOGIC IN. Refresh pulse circuitry such as that shown in the incorporated patent could be added to the 15 transmitter circuitry so that pulses are sent on signals (C) and (D) when the signal is high and low, respectively, e.g., at 3 to 4 microsecond intervals.

In another embodiment referred to here as the continuous mode, the transmitter circuits provide a continuous periodic signal indicating the state of LOGIC IN. Thus, signal (A') has a continuous periodic signal when LOGIC IN is 20 high, and signal (B') has a continuous periodic signal when LOGIC IN is low. The continuous mode thus indicates not only transitions but also the state at any given time, such that the output can be corrected very quickly, e.g., in 1 nanosecond.

Barrier 20 can include coils, and electromagnetic immunity is provided by switches 25 and 27, which short out the respective windings when not transmitting 25 data.

Referring to Fig. 3, an embodiment of a transmitter 14 or 18 is shown. Transmitter circuit 14 has a ring oscillator 40 with inverters 42, 44 and NAND gate 46. With an odd number of inverting logic gates connected in a ring, when an input

signal is provided to the NAND gate from node 62, the output signal at node 50 will be a periodic signal, with a transition from high to low in the periodic signal equal to the sum of the propagation delays through inverters 42, 44 and NAND gate 46, and thus the period of the signal is twice that sum.

Referring also to Fig. 3A, LOGIC IN is provided through an inverter 56 to the 5 control terminal of a transistor Q1 at node 60. When LOGIC IN is low, transistor Q1 is turned on, thereby shunting the signal at node 54 and providing a low output.

The signal on node 60 is also provided to another inverter 57 and to a control terminal of transistor Q2. When LOGIC IN is low, node 61 is low, and transistor Q2 is off. Node 63 is thus high through its coupling to a supply rail through resistor R. 10 Capacitors C1 and C2 are thus each charged, capacitor C1 through NAND gate 46, and capacitor C2 through the voltage supply with node 54 provided through transistor Q1.

When LOGIC IN goes high and transistor Q1 shuts off, capacitors C1, C2, and C3 are all discharged through a coil 52, which is part of the isolation barrier.

15 As shown in Fig. 3A, LOGIC IN is shown as a signal with a low to high transition and a high to low transition. The signal on node 50 is high (when LOGIC IN is high, and it oscillates when LOGIC IN is low. The signal on node 63 is transferred to the coil in response to the low to high transition in LOGIC IN. On the high to low transition, the turning on of transistor Q1 produces a fast shut-off.

20 The circuit of Fig. 3 will thus provide a continuous periodic signal during the time that LOGIC IN is high. At the same time, as indicated in Fig. 1, an inverted signal is provided to another transmitter that provides a continuous periodic signal when LOGIC IN is low using essentially the same circuitry. The signal that is provided to the isolation barrier is thus of the continuous mode type as shown in 25 signals A' and B' of Fig. 2. Inverter 16 (Fig. 1) uses non-overlap timing to prevent both signals from being high at the same time.

To convert the circuit of Fig. 2 from one for use in the continuous mode to one for use in the burst mode (as shown with signals A and B of Fig. 2), a monostable

multivibrator (known as a "one-shot") is inserted at node 62. A one-shot detects an edge of a signal and outputs a pulse with a width set by the circuitry of the one-shot. With a one-shot, in response to a transition edge, the signal provided to node 48, capacitor C2, and transistor Q1 is a pulse instead of a continuous level until the state changes. Consequently, the periodic signal is a burst of a periodic signal for some period. The width of the pulse from the one-shot should be sufficiently long so that several cycles of the periodic signal are transmitted to the isolation barrier, e.g., three to five cycles at 1.1 GHz.

The coils can be formed on a chip as 2x4 micron copper, about 20 to 25 nHy, with high Q and self-resonant frequencies in a range of about 300 MHz to 1.5 GHz.

10 The secondaries can be formed on a chip with an electrostatic (Faraday) shield over the secondaries and the primaries over the shield. The shield provides high transient voltage immunity. The circuitry can thus be provided as a structure as shown in WO99/21332, with the GMR replaced by two coils, or with the coils and GMR replaced with four capacitor plates.

15 Alternative receiver circuits are shown in Figs. 4 and 5, with the receiver circuit of Fig. 4 being adapted for use with the burst mode of operation, and the receiver circuit of Fig. 5 for use with the continuous mode. The two circuits have in common that each receives a periodic signal and rectifies it in some manner.

Referring to Fig. 4, coil 60 receives the induced signal from coil 52 (Fig. 3).

20 That periodic signal on coil 60 is provided to a source follower transistor Q2 with a drain coupled to a supply rail and a source coupled to an RC circuit that rectifies the periodic signal.

Referring also to Fig. 4A, an input and resulting output are shown with a short burst of a periodic signal. A pulse is also shown for comparison and for explanation. If a pulse is input into transistor Q2, on the leading edge of the pulse, the capacitor is charged until the pulse goes low, at which time the voltage on the capacitor decays with a time constant that is a function of the resistance and capacitance of the RC circuit. Similarly with a burst 66 of the periodic signal, the

capacitor is charged until the signal goes negative, at which time the capacitor is discharged. Because the periodic signal has sufficiently high frequency relative to the RC time constant, the capacitor does not have sufficient time to discharge, and thus the resulting output is similar to that from a pulse. The output from the RC circuit can also be coupled to a Schmitt trigger.

5 As indicated in Fig. 1, there would typically be two such receivers which may be coupled to a flip-flop such that the set and reset of the flip-flop would indicate either a low to high or high to low transition.

Referring to Fig. 5, a receiver circuit is shown for the continuous mode of transmitting a periodic signal across an isolation barrier. In this circuit, a receiver
10 coil 67 is connected to the source of transistor Q3. A current mirror including a current source 68 and transistors Q4 (which acts as a resistor) causes a small current (e.g., 100 uA) referred to as the "idle current" from current source 70 to be provided to the drains of each of transistors Q3 and Q5. Transistors Q3 and Q5, when turned on by a high gate voltage, produces a current much larger than the idle current, e.g.,
15 1 mA, referred to as the peak current. The specific values for the idle current and peak current are not significant, but there should be a fairly large difference in them, such as one order of magnitude. When the signal on coil 67 is at zero in a quiescent state (e.g., the logic level is continuously low, transistors Q3 and Q5 each conduct half of the idle current. Because there is little current, at this point, there is little voltage
20 drop across resistor R2, so the voltage at V1 is high.

Referring also to Fig. 5A, when the logic signal goes high, there is a periodic signal on coil 67. As the signal on coil 67 goes high, transistor Q3 only conducts the idle current, but transistor Q5 conducts the peak current as shown in current I2 in Fig. 5A). As the voltage on coil 67 goes down, the current on transistor Q5 declines
25 and the current on transistor Q3 increases to the peak current as shown in current I1. The sum of I1 and I2 produce a full wave rectified current. When this current is high, there is a significant drop across resistor R2, so the voltage at V1 is low.

A substantially identical circuit with an inverted input is provided for a second coil to produce a corresponding output signal V2, where V2 is high when the logic signal is high, and V2 is low when the logic signal is low (inverse of V1).

Referring to Fig. 6, the receiving circuitry of Fig. 5 is shown with a pair of receivers of the type shown in Fig. 5 with error detection circuitry. Receivers 80 and 5 82 are each connected to a coil (not shown). As indicated above, when the logic signal received is low, V1 is high and V2 is low. Transistor Q6 is thus off, transistor Q9 is on, causing current to conduct through transistor Q8 (which serves as a resistor), causing transistor Q7 to conduct, and thus causing the signal OUT to go low. Similarly, when the received logic signal is high, V1 is low and V2 is high, 10 causing Q6 to be turned on, Q7 to be turned off, and OUT to be high. The circuit can also include a Schmitt trigger after OUT.

Voltages V1 and V2 should always have one high and one low. Error detection circuitry 84 is provided to monitor these voltages. If both voltages go low, an error signal is produced to indicate that the output is not reliable.

15 The system has thus far been shown in the embodiments with sets of coils as the isolation barrier, but other isolation approaches can be used. As shown, for example, in Fig. 7, a periodic signal can be provided when the isolation barrier is capacitively coupled as represented by barrier 90. The circuit of Fig. 7 is similar to the circuit of Fig. 4, except that a large resistor R3 is coupled from the control 20 terminal of the transistor to ground. As with the previous embodiment, the source follower transistor and RC circuit of capacitor C5 and resistor R4 rectifies the periodic signal provided by the capacitor plates.

25 Referring to Fig. 8, in another embodiment, a logic isolation system uses frequency modulation and demodulation. An input signal LOGIC IN is provided to an oscillator 90, such as a Colpits oscillator. Referring also to Fig. 8A, when the logic signal is low, the oscillator produces a signal with a frequency f1, and when the logic signal is high, the oscillator produces a signal with a frequency f2 (shown greater than f1, but it need not be). The signal is transmitted across isolation barrier

92 to a frequency discriminator 94, such as a Foster-Seeley detector of the type used in the radio receiving field. Discriminator 94 provides a high or low output depending on whether the signal is at f1 or f2. The resulting output is provided to a Schmitt trigger 96.

Fig. 9 shows a logic isolator 100 that uses phase modulation. The isolator has 5 a first coil and driver 102 and a second coil and driver 104. The input to the second coil and driver is provided by an oscillating signal from an oscillator 106. The oscillating signal and the logic input signal LOGIC IN are provided to an XOR gate 108 and then to the driver for the first coil.

Referring also to Fig. 9A, when LOGIC IN is low, the oscillating signal, the 10 signal on the first coil, and the signal on the second coil are all in phase. In response to a transition 110 from low to high, the signal on the first coil goes from low to high and thereafter the signals on the first and second coils are out of phase with each other.

Referring again to Fig. 9, on the receiving side, first and second receiving 15 coils are provided to a multiplier 112 and then to an inverter 114 to an output 116. Multiplier 112 yields a positive value when the signal on the coils are in phase, and an inverse signal when the signals on the coils are in antiphase. As a result, the signal at output 116 indicates the value of LOGIC IN. Because the signals are continuously transmitted, the state is constantly refreshed.

Having described certain preferred embodiments, it should be apparent that 20 modifications can be made without departing from the scope of the invention as defined by the appended claims. While only one channel is shown, the device could have multiple channels together in one device for control and/or status signals as shown in the incorporated patent. The circuitry can be formed from 25 discrete components, or it can be integrated onto one or more semiconductor substrates, along with the isolation barrier itself.

What is claimed is:

Claims

1. A method for transmitting a logic signal across an isolation barrier comprising:

receiving a logic signal that includes a first transition from a first state to a second state;

5 transmitting to an isolation barrier a first periodic signal representative of the first transition; and

receiving the first periodic signal from the isolation barrier and using the first periodic signal to provide an output signal indicating the first transition.

10 2. The method of claim 1, further comprising:

receiving the logic signal with a second transition from a second state to a first state;

transmitting to the isolation barrier a second periodic signal representative of the second transition; and

15 receiving the second periodic signal and providing an output signal indicating the second transition.

3. The method of claim 2, further comprising inverting the input signal and providing the input signal and the inverted input signal to respective first and 20 second transmitters for transmitting the respective first and second periodic signals.

4. The method of claim 2, wherein the first transmitter transmits the first periodic signal when the logic signal has a first state, and wherein the second transmitter transmits the second periodic signal when the logic signal has a second 25 state, the first and second transmitters each continuing to transmit that same periodic signal as long as the logic signal remains in the respective first or second state.

5. The method of claim 1, wherein the transmitting includes transmitting the first periodic signal on receiving a transition, and continuing to transmit that same periodic signal as long as the logic signal remains in the second state.

6. The method of claim 1, wherein the transmitting includes transmitting
5 a periodic signal in a short burst indicating the first transition.

7. The method of claim 1, wherein the isolation barrier includes first and second coils for coupling the signal from one coil to the other.

10 8. The method of claim 1, wherein the insulation barrier includes first and second capacitor plates.

9. The method of claim 1, wherein the receiver circuit rectifies the periodic signal.

15 10. The method of claim 2, further comprising monitoring the first and second receiver circuits and providing an error signal when the two receiver circuits produce the same output.

20 11. The method of claim 1, wherein the transmitting includes frequency modulating the signal, and receiving includes frequency discrimination.

25 12. The method of claim 1, further comprising, transmitting to the isolation barrier a second periodic signal and receiving and combining the first and second periodic signals to produce a first value when the logic signal is in a first state, and a second value when the logic signal is in a second state.

13. The method of claim 12, wherein the combining includes multiplying the first and second periodic signals to determine if they are in phase or out of phase.

14. A logic isolator circuit comprising:

an isolation barrier;

5 a first transmitter circuit receiving a logic signal with a transition from a first state to a second state and providing to the isolation barrier a periodic signal; a first receiver circuit receiving from the isolation barrier the periodic signal transmitted by the first transmitter circuit and converting the periodic signal to an output signal that the transition indicates.

10

15. The circuit of claim 14, wherein the transmitter circuits transmits a periodic burst signal in response to receiving a transition.

16. The circuit of claim 14, wherein the transmitter circuit begins to
15 transmit a periodic signal in response to receiving a transition in the logic signal and then continues to transmit the periodic signal as long as the logic signal is in a same state that it was after the transition.

20 17. The circuit of claim 14, further comprising:
an inverter for inverting the logic signal; and
a second transmitter circuit receiving the inverted logic signal and providing to the isolation barrier a second signal with an indication of the transition and a second receiver circuit for receiving the second signal.

25 18. The circuit of claim 14, wherein the isolation barrier includes a transformer.

19. The circuit of claim 14, wherein the isolation barrier includes capacitor.

20. The circuit of claim 12, wherein the first transmitter circuit provides a second periodic signal, and wherein the first receiver circuit includes means for determining if the first and second periodic signals are in phase or out of phase.

5

10

15

20

25

1/7




FIG. 1




FIG. 2

2/7




FIG. 3




FIG. 3A

3/7




FIG. 4




FIG. 4A

4/7




FIG. 5




FIG. 5A

5/7




FIG. 6




FIG. 7

6/7




FIG. 8




FIG. 8A

7/7




FIG. 9




FIG. 9A